Destava

Senior Engineer - CPU Verification (RISCV Vector,ALU, FPU Verification)

SiFive is hiring for Senior Engineer - CPU Verification (RISCV Vector,ALU, FPU Verification) in Bengaluru, Karnataka, India. Senior level. First seen September 19, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on SiFive's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
SiFive
Where
Bengaluru, Karnataka, India
Level
Senior
First seen
September 19, 2026
Listed via
Workday

What the posting says

Job Description: Responsibilities - Own verification planning and execution for Vector, ALU, floating-point blocks from testplanning to unit level verification and integration to core level. - Drive verification strategy, test planning, Testbench development, tests writing, debug, coverage analysis, and closure for complex Vector, ALU, FPU execution-pipeline and datapath behaviours. - Define effective verification approaches for arithmetic, floating-point, operand dependency, bypass/forwarding, replay, flush/recovery, exception, and execution-to-commit interactions. - Develop robust…

Read more and apply on SiFive's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.