Destava

Sr. Memory Layout Design Engineer

broadcom is hiring for Sr. Memory Layout Design Engineer in IND-Bangalore Electronic City - S1. Senior level. First seen November 11, 2026, posted 2 times; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on broadcom's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
broadcom
Where
IND-Bangalore Electronic City - S1
Level
Senior
First seen
November 11, 2026
Postings
2
Listed via
Workday

What the posting says

Job Description: Job Requirements: - Minimum 8 years of experience with strong layout knowledge - Bachelor's degree required. - Proficiency in using Cadence tools (virtuotso layout, layotu XL, Cadence schematic capture, and verification tools - CALIBRE & Hercules). - Strong layout knowledge in submicron processes (e.g. 7nm, 5nm, 3nm, 2nm). - Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus. Job Description: - Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout. - Manage scheduling,…

Read more and apply on broadcom's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.