Destava

Sr DFT Engineer

NXP is hiring for Sr DFT Engineer in Hyderabad. Senior level. First seen November 5, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on NXP's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
NXP
Where
Hyderabad
Level
Senior
First seen
November 5, 2026
Listed via
Workday

What the posting says

You will be responsible for designing, implementing, and verifying DFT architectures for complex SoCs. You will work closely with RTL, physical design, and verification teams to ensure robust testability and high-quality silicon. Key Responsibilities -Define and implement DFT architecture for SoCs (scan, MBIST, LBIST, boundary scan). -Develop and integrate scan insertion, test compression, and ATPG patterns. -Implement memory BIST and logic BIST strategies. -Collaborate with RTL and physical design teams for DFT insertion and timing closure. -Perform DFT verification at RTL and gate-level…

Read more and apply on NXP's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.