Destava

Senior/Staff DRAM RTL Design Engineer

Micron is hiring for Senior/Staff DRAM RTL Design Engineer in Hyderabad - Phoenix Aquila, India. Senior level. First seen November 7, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Micron's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Micron
Where
Hyderabad - Phoenix Aquila, India
Level
Senior
First seen
November 7, 2026
Listed via
Workday

What the posting says

Key Responsibilities: - Take responsibility for designing digital IP blocks from initial microarchitecture to RTL creation, integration, and supporting physical hardware development. - Define and review module interfaces and system-level architecture. - Actively leverage AI‑based tools, agentic workflows, and automation frameworks to: - Accelerate RTL design optimization and design‑space exploration - Assist in testbench generation and corner coverage - Improve debug efficiency across simulation and silicon learning loops - Define semicustom methodology for memory design - Drive full-chip…

Read more and apply on Micron's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.