Destava

Staff Engineer, ASIC IP STA

Micron is hiring for Staff Engineer, ASIC IP STA in Bengaluru, India. Staff level. First seen September 25, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Micron's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Micron
Where
Bengaluru, India
Level
Staff
First seen
September 25, 2026
Listed via
Workday

What the posting says

BE/B-Tech/M-Tech (EEE, ECE, Micron Electronics, VLSI) Key Requirements - Member of the AMS IP Physical Design team , responsible for post-layout STA signoff and timing closure of high-speed interface IPs, with close collaboration across IP Design, SoC Synthesis, and SoC Physical Design teams throughout IP development and SoC integration. - 6-10 years of experience in Static Timing Analysis (STA) with a proven track record of 4 + successful tapeouts . - Strong hands-on expertise with Cadence Tempus (preferred). - In-depth experience in MMMC timing analysis and closure across functional, scan,…

Read more and apply on Micron's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.