Destava

RFIC Silicon Lead

Tacit is hiring for RFIC Silicon Lead in San Francisco. Senior level. First seen October 25, 2026; open as of November 10, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Tacit's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Tacit
Where
San Francisco
Level
Senior
First seen
October 25, 2026
Listed via
Ashby

What the posting says

We are looking for our first silicon hire: the person who will define the RF CMOS architecture, translate Tacit’s sensing and ML constraints into circuit reality, and set the technical foundation for everything that follows. This role starts hands-on. You will work at the transistor level, stand up the initial design environment, evaluate process options, simulate and design critical blocks, and drive early silicon decisions. But the most important responsibility is architectural judgment: determining what RF front-end, synthesizer, power-management, and duty-cycling approaches can actually…

Read more and apply on Tacit's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.