Hardware Engineer, DFT
Normal Computing is hiring for Hardware Engineer, DFT in Mountain View. Mid level. First seen October 23, 2026, posted 2 times; open as of November 8, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Normal Computing
- Where
- Mountain View
- Level
- Mid
- First seen
- October 23, 2026
- Postings
- 2
- Listed via
- Ashby
What the posting says
THE ROLE Hybrid: 3 days a week in the office, in Mountain View, New York or London. As a Design-for-Test (DFT) Engineer at Normal, you will own the DFT architecture and implementation for our next-generation, physics-inspired ASICs, from early RTL design through tapeout and silicon bring-up. You will define and drive scan/ATPG, memory built-in self-test (MBIST), and boundary-scan strategies, working closely with RTL, verification, physical design, and silicon product engineering teams. This is a hands-on technical leadership role with end-to-end ownership of silicon testability. You will…
Read more and apply on Normal Computing's site
More jobs like this
ASIC Packaging SI/PI Engineer (Hybrid)
Save to applyPhysical Design and CAD Engineer
Save to applyStaff Hardware Systems Engineer
Save to applyPhysical Design Engineer - Full Chip Implementation
Save to apply
See all 254 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for hardware engineer, dft jobs in Mountain View, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.