Physical Design Engineer - Full Chip Implementation
Etched is hiring for Physical Design Engineer - Full Chip Implementation in San Jose. Staff level. First seen November 7, 2026, posted 2 times; open as of November 11, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Etched
- Where
- San Jose
- Level
- Staff
- First seen
- November 7, 2026
- Postings
- 2
- Listed via
- Ashby
What the posting says
Job Summary Etched is building a new category of AI hardware: frontier inference clusters. As a top-level PD engineer, you will own full-chip implementation—encompassing floorplanning, P&R, clocking, timing analysis, physical verification, and sign-offs—from synthesis through to GDSII completion. You will lead critical efforts in these areas, leveraging our PD flows to drive aggressive PPA optimization and timing closure. You will collaborate closely with RTL designers to provide actionable feedback, ensuring we iterate at unprecedented speeds to bring our products to market. Key…
Read more and apply on Etched's site
More jobs like this
ASIC DFT Engineer
Save to applyHardware Design Engineer
Save to applySenior Hardware Design Engineer
Save to applyASIC Design Technical Lead (CPU subsystems)
Save to apply
See all 230 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for physical design engineer - full chip implementation jobs in San Jose, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.