Design Verification Engineer - Interface IP
Etched is hiring for Design Verification Engineer - Interface IP in San Jose. Senior level. First seen August 6, 2026, posted 2 times; open as of November 11, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Etched
- Where
- San Jose
- Level
- Senior
- First seen
- August 6, 2026
- Postings
- 2
- Listed via
- Ashby
What the posting says
You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. Key responsibilities - End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors - Understand vendor IP configurations and handle handshake with internal IP team - Develop and…
Read more and apply on Etched's site
More jobs like this
ASIC DFT Engineer
Save to applyHardware Design Engineer
Save to applySenior Hardware Design Engineer
Save to applyASIC Design Technical Lead (CPU subsystems)
Save to apply
See all 230 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for design verification engineer - interface ip jobs in San Jose, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.