Sr. Staff Design Verification Engineer
d-Matrix is hiring for Sr. Staff Design Verification Engineer in Santa Clara. Staff level. First seen August 6, 2026, posted 2 times; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- d-Matrix
- Where
- Santa Clara
- Level
- Staff
- First seen
- August 6, 2026
- Postings
- 2
- Listed via
- Ashby
What the posting says
ROLE OVERVIEW d-Matrix is building a company and culture designed to last — one grounded in transparency, inclusiveness, and intellectual honesty, where continuous learning is part of the job. We've built the industry's first highly programmable in-memory computing architecture, applicable across a broad range of applications from cloud to edge. In this role, you'll work on a groundbreaking architecture alongside a highly experienced team that has a proven track record of building successful businesses. This is a unique opportunity to help shape a company at an early stage and grow into a…
Read more and apply on d-Matrix's site
More jobs like this
ASIC DFT Engineer
Save to applyHardware Design Engineer
Save to applySenior Hardware Design Engineer
Save to applyASIC Design Technical Lead (CPU subsystems)
Save to apply
See all 230 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for sr. staff design verification engineer jobs in Santa Clara, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.