# AI/ML Silicon Accelerator Memory Architect
broadcom is hiring for # AI/ML Silicon Accelerator Memory Architect in USA-CA San Jose Innovation Drive. Staff level, $200k a year stated. First seen November 4, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- broadcom
- Where
- USA-CA San Jose Innovation Drive
- Level
- Staff
- Pay stated
- $200k a year
- First seen
- November 4, 2026
- Listed via
- Workday
What the posting says
Job Description: ### Memory Subsystems and Low-Power Data Transport **Level:** Principal Architect/Distinguished Architect **Function:** Silicon Architecture — AI/ML Accelerators --- ## The Role You will define the end-to-end memory *and* data transport architecture for our accelerators — from the memory technology we bet on, through the controller, on-die network, and DMA engines, all the way into the scratchpads feeding the compute blocks. This is not a "pick the DRAM generation" role. It is ownership of the whole data path across multiple silicon generations, including the…
Read more and apply on broadcom's site
More jobs like this
ASIC DFT Engineer
Save to applyHardware Design Engineer
Save to applySenior Hardware Design Engineer
Save to applyASIC Design Technical Lead (CPU subsystems)
Save to apply
See all 230 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for # ai/ml silicon accelerator memory architect jobs in USA-CA San Jose Innovation Drive, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.