Destava

Senior Memory Design Engineer

broadcom is hiring for Senior Memory Design Engineer in IND-Bangalore Electronic City - S1. Senior level. First seen September 17, 2026, posted 2 times; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on broadcom's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
broadcom
Where
IND-Bangalore Electronic City - S1
Level
Senior
First seen
September 17, 2026
Postings
2
Listed via
Workday

What the posting says

Job Description: JD for Senior Design Engineer 1) Contribute/Lead towards Design and Development of Single/Multiport SRAM, Register file compilers in 28nm/16FF/7FF/5FF Technologies 2) Circuit design/simulation of key components such as bitcell, WL decoder, SAMP, Column decoder and control logic. 3) Development of critical path and characterization flow to perform detailed margin and characterization simulations. 4) Statistical Analysis of Bit-Cell and Sense Amplifier and Self Time Blocks for Compiler Target yield Sign-Off 5) Design Tuning, Margin Analysis and Sign-Off for Complete Compiler…

Read more and apply on broadcom's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.