Static Timing Analysis Engineer
Silicon is hiring for Static Timing Analysis Engineer in Austin. Mid level. First seen October 23, 2026; open as of November 10, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Silicon
- Where
- Austin
- Level
- Mid
- First seen
- October 23, 2026
- Listed via
- Workday
What the posting says
Static Timing Analysis Engineer Austin, TX This position involves the development of timing constraints and timing closure signoff of low power Wireless SoCs and IP systems. These SoC devices are multi-core, multi-threaded processor subsystems with multi-level cache, capable of supporting multiple wireless protocols and application functionality, such as sensor hub, AI /ML and are specified to exceed best-in-class power targets. These SoCs deploy a complex, deeply gated clock network with many asynchronous clock sources. Responsibilities - Develop timing constraints at both the IP and SoC…
Read more and apply on Silicon's site
More jobs like this
Principal Transmission Engineer
Save to applyTransmission Engineer III
Save to applyElectrical Designer III - Substation P&C
Save to applyElectrical Engineer IV - Substation
Save to apply
See all 81 Electrical Engineers jobs in Austin
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for static timing analysis engineer jobs in Austin, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.