Staff Digital Design Engineer – SOC Low Power, Clocking & Integration
Silicon is hiring for Staff Digital Design Engineer – SOC Low Power, Clocking & Integration in Austin. Staff level, $151k–$280k a year stated. First seen October 30, 2026; open as of November 10, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Silicon
- Where
- Austin
- Level
- Staff
- Pay stated
- $151k–$280k a year
- First seen
- October 30, 2026
- Listed via
- Workday
What the posting says
The architecture specifications, design, verification, emulation, and implementation of the Wireless MCU SoCs are all the responsibilities of the IoT Digital team. These SoCs include an embedded CPU system with analog and digital peripherals, advanced security, advanced power management, and best in class radios to support a wide range of wireless IoT applications and standards. We strive to provide advanced technology solutions through innovation in custom RISC-V Cores and AI/ML components. Responsibilities The Role as a Staff Digital Design Engineer, you will develop world class, highly…
Read more and apply on Silicon's site
More jobs like this
Experienced Diffusion Chamber Equipment Engineer
Save to applySenior PCB Designer
Save to applySr. IC Package Design Engineer (Silicon Engineering)
Save to applyGraduate Engineer A (Relay Engineering)
Save to apply
See all 15 Electronics Engineers, Except Computer jobs in Austin
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for staff digital design engineer – soc low power, clocking & integration jobs in Austin, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.