Destava

In-Order Tile TestBench Design Verification Engineer

SiFive is hiring for In-Order Tile TestBench Design Verification Engineer in Hyderabad, India. Mid level. First seen October 27, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on SiFive's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
SiFive
Where
Hyderabad, India
Level
Mid
First seen
October 27, 2026
Listed via
Workday

What the posting says

Job Description: Key Responsibilities - Verification Strategy: Define and execute comprehensive verification plans for CPU sub-systems (e.g., Load/Store units, Memory Management Units, or Execution Pipelines). - Testbench Development: Build and maintain advanced, scalable verification environments using UVM (Universal Verification Methodology) and SystemVerilog . - Test Content Creation: Develop constrained-random stimulus, directed tests, and assembly-level tests to achieve rigorous coverage targets. - Debug & Analysis: Lead complex debugging efforts at the unit and SOC levels, identifying…

Read more and apply on SiFive's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.