Destava

RTL Engineer

Schweitzer Engineering Laboratories is hiring for RTL Engineer in Canada - Burnaby. Mid level. First seen October 10, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Schweitzer Engineering Laboratories' site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Schweitzer Engineering Laboratories
Where
Canada - Burnaby
Level
Mid
First seen
October 10, 2026
Listed via
Workday

What the posting says

In this role, you will develop and support our SONET/VSN Multiplexer with TDM interfaces, Ethernet Circuit Emulation Gateway, Satellite Synchronized Network Clocks, Ethernet Switches, and other communication products. A typical day as a Lead VHDL RTL Digital Logic Engineer might include: - Serving as technical lead on complex VHDL RTL digital logic projects. - Creating and maintaining internal RTL design documentation. - Writing test plans and developing test harnesses/stimulus for RTL functional verification. - Preparing design and system level specifications. - Participating or moderating…

Read more and apply on Schweitzer Engineering Laboratories' site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.