Design Verification Engineer, New Grad
SambaNova is hiring for Design Verification Engineer, New Grad in San Jose, California, United States. Junior level. First seen October 28, 2026; open as of November 10, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- SambaNova
- Where
- San Jose, California, United States
- Level
- Junior
- First seen
- October 28, 2026
- Listed via
- Greenhouse
What the posting says
You'll run regressions, debug simulation failures, and work with RTL designers to find and fix bugs before tape-out. Responsibilities Write and execute verification plans for chip-level control and initialization features Build SystemVerilog and UVM testbench components, including sequences, checkers, assertions, and functional coverage Write directed and constrained-random tests to find corner cases Debug simulation and regression failures with RTL designers Analyze functional and code coverage and close coverage gaps Required Qualifications B.S. in Electrical Engineering, Computer…
Read more and apply on SambaNova's site
More jobs like this
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for design verification engineer, new grad jobs in San Jose, California, United States, new matches every morning on your own account.