Destava

Design Verification Engineer

SambaNova is hiring for Design Verification Engineer in San Jose, California, United States. Mid level. First seen August 19, 2026; open as of November 11, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on SambaNova's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
SambaNova
Where
San Jose, California, United States
Level
Mid
First seen
August 19, 2026
Listed via
Greenhouse

What the posting says

You'll build SystemVerilog and UVM verification environments alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through closure. The team works closely with the broader verification organization, so debugging and root-causing issues often means coordinating across groups rather than working in isolation. About the role SambaNova Systems is looking for a talented and motivated Design Verification Engineer, DFT to help us build state of the art RDU chips for machine learning and artificial intelligence. Responsibilities…

Read more and apply on SambaNova's site