Senior Principal Engineer-DFT
MSI - (Marvell Semiconductor Inc.) US is hiring for Senior Principal Engineer-DFT in Santa Clara, CA. Staff level. First seen November 5, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- MSI - (Marvell Semiconductor Inc.) US
- Where
- Santa Clara, CA
- Level
- Staff
- First seen
- November 5, 2026
- Listed via
- Workday
What the posting says
What You Can Expect - The position will be responsible for Architecting, Leading and implementing DFT / Test methodology on a complex mixed signal SOC for multiple generations - The execution involves Design-for-Test Architecture definition, Implementation of various DFT/DFX features, Validation , IP-DFT, STA, pattern generation & Post-Silicon Bringup and Debug for various designs/IPs in Custom/Compute space. - In this position, the responsibility also includes mentoring, guiding and driving a full team of DFT engineers enabling them for scaling across multiple designs. - The position…
Read more and apply on MSI - (Marvell Semiconductor Inc.) US' site
More jobs like this
Dessinateur Projeteur en Aéronautique F/H - Marseille
Save to applyDrafter Designer
Save to applyDrafter Designer
Save to applyCAD Drafter, Junior
Save to apply
See all 285 Drafters, All Other jobs
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for senior principal engineer-dft jobs in Santa Clara, CA, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.