Design For Test Intern, MS - Summer 2027
MSI - (Marvell Semiconductor Inc.) US is hiring for Design For Test Intern, MS - Summer 2027 in Santa Clara, CA. Intern level. First seen November 9, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- MSI - (Marvell Semiconductor Inc.) US
- Where
- Santa Clara, CA
- Level
- Intern
- First seen
- November 9, 2026
- Listed via
- Workday
What the posting says
As an intern, you will be working with this team to directly enable customer DFT requirements in the CCS BU, gaining hands-on experience with industry-leading tools and methodologies used to build some of the world's most complex SoCs. What You Can Expect - Develop understanding of the block level or chip top DFT and pattern generation flows for complex SOC designs - Execute DFT insertion, pattern generation and verification flows for Scan, Memory Built-in Self-Test (MBIST), Boundary Scan and IP macro test - Run DFT checks and analyze results to resolve testability issues and improve DFT…
Read more and apply on MSI - (Marvell Semiconductor Inc.) US' site
More jobs like this
GRC Staff Engineer
Save to applyElectrical Engineering Co-Op
Save to applySenior Electrical Engineer, Drone
Save to applyInternship, Electrical Engineering (Summer 2027)
Save to apply
See all 392 Electrical Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for design for test intern, ms - summer 2027 jobs in Santa Clara, CA, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.