Destava

FPGA Digital Design Engineer

Kepler Communications is hiring for FPGA Digital Design Engineer in Toronto, Ontario. Mid level. First seen October 17, 2026; open as of November 9, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Kepler Communications' site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Kepler Communications
Where
Toronto, Ontario
Level
Mid
First seen
October 17, 2026
Listed via
Lever

What the posting says

You will be responsible for the design and implementation of FPGA code either with a focus on DSP algorithms to modulate and demodulate signals on board our software defined radio (SDR), or embedded systems interfacing with processors and peripherals. To be effective you will need to participate in all phases of FPGA design flow (Simulation, Synthesis, Place & Route, Timing Closure and Hardware Testing). A good understanding of the intricacies of FPGA development would make a candidate standout. Key Responsibilities: Develop custom IP for new features of the Kepler satellite digital payloads…

Read more and apply on Kepler Communications' site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.