HPC SoC Timing Design Engineer/Leader
Hop is hiring for HPC SoC Timing Design Engineer/Leader in Japan. Senior level. First seen August 6, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Hop
- Where
- Japan
- Level
- Senior
- First seen
- August 6, 2026
- Listed via
- Lever
What the posting says
From a timing design perspective, efficient development of large-scale, complex SoC products with short turnaround times is essential, and we are seeking engineers/leaders who can develop products innovatively. Furthermore, since design is carried out in collaboration with design centers in Vietnam and India (language: English), we are looking for engineers who can thrive globally. Responsibilities Design Engineer or Design Leader for SoC Timing Design (STA, SDC, Synthesis). Timing design (static timing analysis, timing constraint analysis, logic synthesis technology development, product…
Read more and apply on Hop's site
More jobs like this
Senior PCB Design & Hardware Simulation Engineer
Save to applyRF Systems Engineer
Save to applyCircuit Designer, Space Special Programs
Save to applySr. Power Electronics Engineer, AI Satellites (Starmind)
Save to apply
See all 2,227 Electronics Engineers, Except Computer jobs
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for hpc soc timing design engineer/leader jobs in Japan, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.