Hardware Engineer, Performance Modeling
Normal Computing is hiring for Hardware Engineer, Performance Modeling in Mountain View. Mid level. First seen October 23, 2026; open as of November 6, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Normal Computing
- Where
- Mountain View
- Level
- Mid
- First seen
- October 23, 2026
- Listed via
- Ashby
What the posting says
THE ROLE Hybrid: 3 days a week in the office, in Mountain View, New York or London. As a Performance Modeling Engineer at Normal, you will build the transaction-level model (TLM) of our physics-inspired ASICs. It is the model that sits between RTL and the rest of our modeling stack, and that both our architects and our verification team rely on. You will own the path from RTL to the numerical performance results. You will correlate the TLM against RTL, FPGA prototypes, and synthesis results, then turn it into calibrated latency, bandwidth and energy parameters for kernel-level models. You…
Read more and apply on Normal Computing's site
More jobs like this
Hardware Lead Engineer
Save to applySenior Lead Design Engineer - RTL Design
Save to applySenior Lead Engineer - Design and Architecture
Save to applyHPE Labs - Principal Research Engineer - HPE Quantum
Save to apply
See all 208 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for hardware engineer, performance modeling jobs in Mountain View, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.