Destava

IC Design Verification Engineer

Lumilens is hiring for IC Design Verification Engineer in San Jose. Mid level. First seen August 6, 2026; open as of November 9, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Lumilens' site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Lumilens
Where
San Jose
Level
Mid
First seen
August 6, 2026
Listed via
Ashby

What the posting says

What You'll Do - Build and extend UVM testbenches (agents, sequences, scoreboards) for assigned blocks and subsystems. - Write directed and constrained-random tests; develop functional coverage and drive it to closure. - Verify the in-house engines against an algorithmic golden model, with programmable error injection and error-pattern coverage. - Integrate and use VIP (e.g., UCIe) and run compliance, link-training, loopback, and lane-repair scenarios. - Run regressions, triage failures, and help maintain the CI/regression flow. - Register (UVM RAL) verification, firmware co-simulation, and…

Read more and apply on Lumilens' site