Destava

SI/PI Engineer

Etched is hiring for SI/PI Engineer in San Jose. Mid level. First seen August 6, 2026, posted 2 times; open as of November 11, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Etched's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Etched
Where
San Jose
Level
Mid
First seen
August 6, 2026
Postings
2
Listed via
Ashby

What the posting says

In this role, you will own the SI/PI methodology for high-speed PCB and system designs — from early architecture through final release — ensuring electrical margins are met across interfaces running at multi-gigabit data rates. Key Responsibilities - Perform pre- and post-layout SI simulations for high-speed serial interfaces including PCIe Gen5/Gen6, 112G/224G Ethernet. - Conduct channel analysis and link budget calculations; define topology constraints, trace geometry, stack-up requirements, and via optimization guidelines for PCB designers. - Develop and maintain COM, IBIS, S-parameter,…

Read more and apply on Etched's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.