Destava

Power Validation Engineer

Etched is hiring for Power Validation Engineer in San Jose. Mid level. First seen August 6, 2026, posted 2 times; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Etched's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Etched
Where
San Jose
Level
Mid
First seen
August 6, 2026
Postings
2
Listed via
Ashby

What the posting says

Job Summary We are looking for a Power Validation Engineer to own the end-to-end power characterization of our ASIC and the mezzanine card platform — from early silicon bring-up through production qualification. You will design measurement methodology, build test benches, and drive findings directly into silicon, package, and system design decisions. Key Responsibilities - Design and execute power measurement campaigns across all voltage rails (VDD_CORE, HBM, PCIe, AUX, etc) under realistic LLM inference and power virus workloads; characterize peak, sustained, and idle power envelopes across…

Read more and apply on Etched's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.