Destava

Digital Verification Engineer

Arago is hiring for Digital Verification Engineer in Paris Offices. Mid level. First seen August 6, 2026; open as of November 11, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Arago's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Arago
Where
Paris Offices
Level
Mid
First seen
August 6, 2026
Listed via
Ashby

What the posting says

REQUIRED SKILLS AND EXPERIENCE - Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related field. - Proven fluency and hands-on expertise in SystemVerilog for verification. - Demonstrated prior experience with the UVM framework and modern verification environments. - Direct knowledge of standard protocols (AXI/AXIStream, APB/AHB, I2C, JTAG, PCIe) and experience verifying digital logic for high-speed interfaces. - Practical experience verifying RISC-V CPU designs or equivalent digital processor architectures within an ASIC context. - Strong analytical and…

Read more and apply on Arago's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.