ASIC Failure Analysis Engineer (Hybrid)
Cisco Systems is hiring for ASIC Failure Analysis Engineer (Hybrid) in San Jose, California, US. Mid level. First seen October 13, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Cisco Systems
- Where
- San Jose, California, US
- Level
- Mid
- First seen
- October 13, 2026
- Listed via
- Workday
What the posting says
Meet the Team As a Failure Analysis Engineer, you will be part of the Quality and Reliability group, performing failure analysis of ASIC products. Should have a passion for problem solving and a strong technical background in semiconductor failure analysis techniques and root cause analysis. Your Impact This role will require high level of collaboration and interaction with Product Test Engineering, Design Engineering, Quality Engineering, Assembly Engineering and Foundry Engineering teams. The successful candidate must be able to work well within a team and have excellent communication and…
Read more and apply on Cisco Systems' site
More jobs like this
Sr. Server Hardware Systems Engineer (Starlink)
Save to applyHardware Board Design Engineer
Save to applyPrincipal Engineer, FPGA Architecture
Save to applyStaff Engineer, Digital ASIC Design — Storage Controllers
Save to apply
See all 467 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for asic failure analysis engineer (hybrid) jobs in San Jose, California, US, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.