ASIC Design Verification Engineer
Cisco Systems is hiring for ASIC Design Verification Engineer in San Jose, California, US. Mid level. First seen October 17, 2026, posted 4 times; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Cisco Systems
- Where
- San Jose, California, US
- Level
- Mid
- First seen
- October 17, 2026
- Postings
- 4
- Listed via
- Workday
What the posting says
Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center solutions. You’ll architect and develop DV infrastructure, create and execute comprehensive test plans, and ensure robust verification and coverage for complex chips. Your collaboration with designers, architects, and software teams will help guarantee seamless integration and optimal performance of Cisco’s hardware platforms. You will: - Architect, develop, and maintain block, cluster, and top-level Design Verification (DV) environment infrastructure. - Build DV…
Read more and apply on Cisco Systems' site
More jobs like this
Sr. Server Hardware Systems Engineer (Starlink)
Save to applyHardware Board Design Engineer
Save to applyPrincipal Engineer, FPGA Architecture
Save to applyStaff Engineer, Digital ASIC Design — Storage Controllers
Save to apply
See all 467 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for asic design verification engineer jobs in San Jose, California, US, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.