ASIC DFT DV Technical Leader (Hybrid)
Cisco Systems is hiring for ASIC DFT DV Technical Leader (Hybrid) in San Jose, California, US. Senior level. First seen October 14, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- Cisco Systems
- Where
- San Jose, California, US
- Level
- Senior
- First seen
- October 14, 2026
- Listed via
- Workday
What the posting says
Your Impact Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows. Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and…
Read more and apply on Cisco Systems' site
More jobs like this
Sr. Server Hardware Systems Engineer (Starlink)
Save to applyHardware Board Design Engineer
Save to applyPrincipal Engineer, FPGA Architecture
Save to applyStaff Engineer, Digital ASIC Design — Storage Controllers
Save to apply
See all 467 Computer Hardware Engineers jobs in San Francisco Bay Area
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for asic dft dv technical leader (hybrid) jobs in San Jose, California, US, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.