Destava

ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore

Cisco Systems is hiring for ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore in Bangalore, India. Senior level. First seen November 12, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Cisco Systems' site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Cisco Systems
Where
Bangalore, India
Level
Senior
First seen
November 12, 2026
Listed via
Workday

What the posting says

Your Impact Cisco SiliconOne team is looking for an expert and talented ASIC Engineering Technical Leader. You will have an ASIC design background with hands-on experience in RTL design with in-depth knowledge of ASIC/SoC development cycle, the best industry practices, from specification through tape-out and lab validation, and a proven track record of success in high-performance/high-volume products. - Architectural work: in-depth understanding of the architecture, and identification of problems and solutions. - All aspects of implementation: specification, design, timing-analysis,…

Read more and apply on Cisco Systems' site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.