Destava

Sr Principal HW Design Engineer-Emulation Acceleration System Platform

CADENCE US is hiring for Sr Principal HW Design Engineer-Emulation Acceleration System Platform in SAN JOSE. Staff level. First seen October 21, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on CADENCE US' site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
CADENCE US
Where
SAN JOSE
Level
Staff
First seen
October 21, 2026
Listed via
Workday

What the posting says

Looking for a hands-on Senior Principal HW Design Engineer who wants to expand their scope and grow their career. This position is located in our San Jose headquarter office, reports to the Sr Engineering Group Director of R&D and works in a growing talented organization. Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. This position requires the engineer to architect systems, design boards, schematic entry, work with layout engineers to do PCB layout, signal integrity…

Read more and apply on CADENCE US' site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.