Destava

Design Verification Architect

CADENCE US is hiring for Design Verification Architect in BANGALORE. Staff level. First seen November 12, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on CADENCE US' site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
CADENCE US
Where
BANGALORE
Level
Staff
First seen
November 12, 2026
Listed via
Workday

What the posting says

Formal Verification Architect, PCIe & UALink Controllers Role Summary We are looking for an experienced Formal Verification Architect to lead the formal verification strategy for high-performance PCIe and UALink controller IP . The ideal candidate will combine deep formal verification expertise with strong protocol and microarchitecture knowledge. This is a hands-on technical leadership role responsible for defining verification architecture, identifying high-value formal targets, solving complex proof problems, and driving formal methods throughout the IP development lifecycle. Key…

Read more and apply on CADENCE US' site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.