Destava

Memory System Designer and Place and Route Engineer

broadcom is hiring for Memory System Designer and Place and Route Engineer in USA-Mendota Heights-Northland. Mid level. First seen October 7, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on broadcom's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
broadcom
Where
USA-Mendota Heights-Northland
Level
Mid
First seen
October 7, 2026
Listed via
Workday

What the posting says

Typically requires a minimum of 8 years of relevant experience and a Bachelor in Electrical Engineering. ​ Job Responsibilities - Architect and design memory subsystems - Implement RTL of subsystem designs - Place and route (physical design) - Design closure: timing, DRC, LVS, EM/IR, etc. - Gate netlist synthesis Skill Set Required - Strong design skills - Ability to write and debug Verilog RTL code - Place and route expertise - Proficient in running STA, DRC, EM/IR tools, and attaining design closure - Ability to code in Python - Good understanding of synthesis tools and running synthesis -…

Read more and apply on broadcom's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.