Destava

Analog IC Design and Verification Engineer

Neuralink is hiring for Analog IC Design and Verification Engineer in Austin - ATX1; Austin, Texas, United States; South San Francisco, California, United States. Mid level. First seen August 6, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Neuralink's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Neuralink
Where
Austin - ATX1; Austin, Texas, United States; South San Francisco, California, United States
Level
Mid
First seen
August 6, 2026
Listed via
Greenhouse

What the posting says

Job Description and Responsibilities: The engineer will be responsible for analog and mixed-signal chip design, from circuit design to layout and verification. Other responsibilities include: Design analog circuit building blocks and subsystems in transistor-level to achieve a variety of challenging noise, mismatch, distortion, power consumption, and cost requirements while satisfying top-level specifications Works with layout teams to oversee block-level layout of multiple blocks Planning and execution of analog verification plan for portion of IP or chip and runs complex simulations and…

Read more and apply on Neuralink's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.