Destava

Digital IC Design Engineer

Neuralink is hiring for Digital IC Design Engineer in Austin, Texas, United States; South San Francisco, California, United States. Mid level. First seen August 6, 2026; open as of November 13, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Neuralink's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Neuralink
Where
Austin, Texas, United States; South San Francisco, California, United States
Level
Mid
First seen
August 6, 2026
Listed via
Greenhouse

What the posting says

Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be…

Read more and apply on Neuralink's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.