Staff Design Verification Engineer – SoC and eFPGA
analogdevices is hiring for Staff Design Verification Engineer – SoC and eFPGA in US, TX, Austin, Plaza on the Lake. Staff level. First seen October 27, 2026; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.
With Destava: How well do you fit? · Tailor my résumé · Write a cover letter
- Company
- analogdevices
- Where
- US, TX, Austin, Plaza on the Lake
- Level
- Staff
- First seen
- October 27, 2026
- Listed via
- Workday
What the posting says
The Opportunity ADI is seeking a talented and experienced Staff Design Verification Engineer to help develop next-generation eFPGA technology and the SoCs that integrate it. This role is ideal for engineers with strong digital design verification expertise, including UVM-based methodologies, SystemVerilog assertions, and end-to-end silicon verification. While prior eFPGA experience is not required, candidates should possess a solid background in digital hardware design, architecture, and verification. You will work closely with cross-functional engineering teams to verify complex subsystems…
Read more and apply on analogdevices' site
More jobs like this
A search agent finds the jobs this list misses: the ones that mean the same without the same words. Have Destava watch for staff design verification engineer – soc and efpga jobs in US, TX, Austin, Plaza on the Lake, new matches every morning on your own account.
This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.