Destava

FPGA Design Verification Intern

Altera is hiring for FPGA Design Verification Intern in Toronto, Ontario, Canada. Intern level, CA$95k–CA$100k a year stated. First seen November 10, 2026; open as of November 10, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Altera's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Altera
Where
Toronto, Ontario, Canada
Level
Intern
Pay stated
CA$95k–CA$100k a year
First seen
November 10, 2026
Listed via
Workday

What the posting says

Job Description: Altera is responsible for High-Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As an FPGA Design Verification Intern, You will be responsible for verifying Altera IPs such as PCIe, Ethernet, Search and DR. Key responsibilities include: - Help in Design, Verification and hardware debug/bring-up of features - Scripting DV development flow and automation - IP releases and rollout support - Interactions with local and remote teams as well as…

Read more and apply on Altera's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.