Destava

FPGA Silicon Design Verification Engineer

Altera is hiring for FPGA Silicon Design Verification Engineer in Bengaluru, Karnataka, India. Mid level. First seen September 18, 2026, posted 2 times; open as of November 12, 2026. Jobs taken straight from company career pages — no aggregator in between.

Save to applyRead more and apply on Altera's site

With Destava: How well do you fit? · Tailor my résumé · Write a cover letter

Company
Altera
Where
Bengaluru, Karnataka, India
Level
Mid
First seen
September 18, 2026
Postings
2
Listed via
Workday

What the posting says

Job Description: From the IoT to the data center, Altera offers a broad portfolio of programmable logic solutions that allow customers to solve a wide variety of system level challenges. - Be part of the talented PCIe IP design verification team - We are looking for experienced IP design verification engineer Responsibility includes Create comprehensive verification plan based on FPGA IP architecture specifications and carry out all the IP verification tasks. Developing IP, subsystem or system level testbench, create tests, and necessary coverage goals based on specification to verify the…

Read more and apply on Altera's site

This page includes information from the O*NET 31.0 Database by the U.S. Department of Labor, Employment and Training Administration (USDOL/ETA). Used under the CC BY 4.0 license. O*NET® is a trademark of USDOL/ETA.